

Westinghouse

Molecular electronics






GPO PRICE \$____

OTS PRICE(S) \$_____

Hard copy (HC) 2.10

Molecular Electronics Division Elkridge, Maryland



PREPARED FOR:

National Aeronautics and Space Administration George C. Marshall Space Flight Center Huntsville, Alabama Contract No. NAS8-5455

PREPARED BY:

Westinghouse Electric Corporation Molecular Electronics Division P.O. Box 1836 Baltimore, Maryland 21203

DEVELOPMENT AND FABRICATION OF A MOLECULAR ELECTRONICS PREAMPLIFIER

December 21, 1964

AUTHOR:

P. Greiff,
Project Engineer

SUMMARY REPORT

WS-116 NASA PRE-AMPLIFIER

CONTENTS

Ι	Introduction
II	Results
III	Discussion of Results
IV	Future Applications
v	Detailed Derivations

I Introduction

The WS-116 is designated a pre-amplifier. Perhaps it is more descriptive to use the term "controlled output current switch." Its basic function is illustrated in Figure 1. The pre-amplifier is used to convert a logical "one" output from a flip flop into a one ampere pulse. This pulse in turn saturates a power transistor which delivers a high current pulse (10 amperes) to a transformer.

For optimum performance, the pre-amplifier output current should be high enough to fully saturate the power transistor but should not greatly "overdrive" it as this would increase switching times. In addition, it is necessary to operate over the entire temperature range -55 to +125°C and turn-on and turn-off times should be on the order of .25 μ sec. A further restriction on the pre-amplifier is the severe power limitation of our present integrated circuit stud package 15°C/watt.

To meet the above requirements, the pre-amplifier circuit of
Figure 2 was chosen. It is a simple means of approaching a constant output
current switch, "triggered" by a minimum voltage-current input but relatively
insensitive to higher voltage inputs or large temperature changes. Because
both Darlington transistors are normally unsaturated and "excess" input
current is shunted, the switching time is relatively constant with respect
to input conditions.

A composite drawing of the device geometry is shown in Figure 7.

Also included is the complete circuitry of the dual device.

The basic principle of operation is that the Darlington input is shunted by three forward biased diodes. At low input voltage and hence very low current through the forward biased diodes this shunt impedance is very high. As the input voltage approaches the VBE of the Darlington for one

ampere collector current, the shunt begins to conduct appreciably and its impedance decreases rapidly (for a forward biased diode $R_D = \frac{kT}{qID}$). Slightly above one ampere Darlington current, the diode shunt is drawing enough current through Rs so that it essentially shunts out any "excess" input signal. The diode shunt is effective over a wide temperature range because the temperature coefficient of two of the shunt diodes matches the Darlington diodes and the third diode varies in the opposite manner as the current gain of the Darlington. A detailed analysis is presented in a later section.

II Results

The initial target specifications desired by NASA are summarized in Table I. These specifications were later qualified to mean compatibility with an input signal consisting of a logic circuit output such as a flip flop; and a load transistor such as the 2N 1016.

The results obtained with the WS-116 are summarized in Table II and Figure 3. Average values per unit are used in Figure 3. The circuit used to simulate appropriate input and load conditions is shown in Figure 5. Two different input voltages were used to "bracket" various input signals. An "average" summary of results is shown below. It may be considered a "typical performance".

,	Average Per	Average Performance				
	<u>-55</u>	25°C	+125			
$\underline{\text{Vin}} = 3.0 \text{v}$						
I out, amps t on, psec.* t off, psec.*	1.20 0.26 0.18	1.40 0.28 0.22	1.10 0.24 0.18			
Vin = 3.5v						
I out, amps t on, psec. t off, psec.	1.40 0.30 0.17	1.60 0.34 0.24	1.20 0.26 0.20			

^{*} Times refer to total current switched.

While the data variation between units (See Table II) is quite large the following general conclusions may be drawn.

- (1) While maintaining a minimum current of 1 amp at -55°C, it is possible to hold the output current of the device well below 2 amps at higher operating temperatures.
- (2) The average "propagation delay" or $(t_{on} + t_{off})/2$ is about 0.25 μ sec. at all temperatures for the <u>total current</u> switched.

(3) Propagation delay for switching 1 amp is about 0.20 μ sec. at all temperatures.

III <u>Discussion of Results</u>

A. Comparison with Target Specifications

(1) Output current

In general, the performance with respect to output current was very satisfactory. Only a rough control of current is required and Figure 3 shows this has been obtained. Variations in output current are due primarily to variations in Darlington current gain (hfe), and the internal emitter series resistance (Rse). A plot of output current versus current gain and temperature for two different input voltages is shown in Figure 4. At higher input voltages the very high gain units show a greater variation of output current with temperature thus putting an upper limit on the useful beta range.

In order to provide a basis for evaluation it becomes appropriate to compare the WS-116 with some of the more conventional means of current control. These are shown in Figure 6. One of the primary disadvantages of both techniques is the difficulty of obtaining precision 1.0 ohm integrated circuit resistors. Higher value resistors can be used if power consumption is not a problem and an adequate voltage is available. A preliminary study of both circuits indicates that with present integrated circuit techniques, the anticipated current control might be no better than that of the WS-116 and switching time would be much slower since the available signal from a logic block is a very poor source to drive either circuit in Figure 6. A recent study of heavily doped resistors, which would be used for low values of resistance, indicates the following value of temperature coefficients. For the circuits of Figure 6 the

output current variation would be of this order of magnitude.

 Temperature OC
 -55
 25
 +125

 Resistance Ratio
 0.95
 1.0
 1.1

Of course, the best circuit choice depends a great deal on the details of the specific situation.

B. Switching Times

The turn-on and turn-off times obtained with the WS-116 compare favorably with the target specification. The values recorded in Table II and the "typical" values of the previous page refer to switching the total current. This gives a worst case value. Nevertheless, the average of the turn-on and turn-off times was close to 0.25 μ sec. under all conditions. Turn-on times were on the high side of the target. On the basis of the time required to switch 1 amp, the average was well under 0.25 μ sec. under all conditions.

C. Breakdown Voltage LVCEO

The LVCEO of the devices ranged from 8 to 17 volts, although the collector resistivity should have given much higher breakdowns. The low breakdowns are attributed to outdiffusion from the floating collector during subsequent processing. Recently we have been able to obtain very low sheet resistance in this diffusion, lower in fact than actually required. Backing off on the floating collector sheet resistivity should give much higher breakdowns, (other processing variables kept constant) with only a slight increase in saturation resistance.

D. Leakage Current ICEO at 5.0 volts

Although not specified initially, it is reasonable to assume a maximum desirable leakage current of about 100 µA. Routine processing should give leakage currents less than 10 µA.

E. Overall Darlington Current Gain - BETA

Since the diode shunt is a current "robbing" device, it is necessary to measure beta at a collector current level where the shunt is inoperative. One-tenth amp was chosen. As Table II and Figures 3 and 4 show, the useful beta range (25°C measurements) is from 3300 to about 20,000 depending on input voltage and minimum and maximum allowable output current. This represents an individual transistor gain of about 55 to 150, which seems like a reasonable processing goal.

A more optimum Darlington beta range would be 4000 to 6000. This requirement however, could reduce yields considerably.

F. Stud Package

Although a considerable effort was made to obtain a satisfactory six-lead package certain technical difficulties made it necessary to resort to a makeshift solution.

It is recommended that in the future a detailed investigation of the thermal impedance and mechanical strength of various packaging alternatives be undertaken before a final design is accepted for high power integrated circuit applications.

IV Future Applications

Effective current control by the diode shunt principle has been clearly demonstrated by this study. The following paragraphs explore the basic limitations of the device with regard to future applications.

A. Operating Voltage

The limitations are the LVCEO of the device and the requirement that the difference between input and output voltage be kept in the range of 2.5 to 3.5 volts. The diode shunt principle does not depend on the collector voltage and present techniques could be used to make devices operating in the 50 to 100 volt range.

B. Output Current Level

Theoretically it is possible to design around a center value of almost <u>any</u> magnitude of output current, and hold this value from unit to unit as well as over a wide range of temperature and input voltage conditions. Each case, however, would have to be considered separately since inserting resistances in the emitter, base or shunt legs might be required. It also may be expedient to increase the number of shunt diodes.

C. Output Current Control

As will be shown in Section V a rough approximation for output current is

$$I_{out} = \beta^{V_F} / (Rb + \beta Rse)$$

where

💪 = darlington current gain, beta

V_F = diode forward drop

Rse = emitter series resistance inherent to the device.

To obtain a very narrow range of output current it is necessary to hold these parameters to the appropriate tolerances.

C. Output Current Control (contd.)

A balance must therefore be chosen between yield and output tolerances. Temperature variation may roughly be assumed as $\pm 20\%$ although Section V shows that several types of temperature variations may be obtained.

V Derivation of Expressions for Output Current

A. Expression for Output Current

A generalized circuit diagram for the preamp is shown in Figure 8.

We are concerned with the currents flowing through the darlington versus

the diode shunt as a function of input voltage, output current and

temperature.

For the darlington:

$$V_{in} - V_{out} - I_{in} (R_{in} + R_s) = IbRb + Ib (rb' + \beta_1 Rse_1)$$

+ $Ib_2 (rb'_2 + \beta_2 Rse_2) + 2V_F^* + I_{out} R_e$ (1)

where V_F = forward voltage drop of a diode

 V_{in} = source input voltage

Vout = load voltage

 R_{in} = source series resistance

Rse = device emitter series resistance.

To a first approximation, the darlington beta $\beta = \beta_1 \beta_2$, the product of the individual transistor betas. Neglecting rb' and assuming $\operatorname{Rse}_1 (\operatorname{Rse}_2 \operatorname{Rse}_2)$, $\operatorname{Ib}(\operatorname{rb}' + \beta_1 \operatorname{Rse}_1) + \operatorname{Ib}_2(\operatorname{rb}'_2 + \beta_2 \operatorname{Rse}_2) \approx \operatorname{Ib} \beta \operatorname{Rse}_2$ Or omitting the subscript $\operatorname{Ib} \beta \operatorname{Rse}_2$.

for the diode shunt:

$$V_{in} - V_{out} - I_{in} (R_{in} + R_s) = I_{shunt} R_g + 3V_F$$
 (2)

Equating (1) and (2)

$$I_{shunt} = Ib \left[Rb + Re \right] - V_{F}$$
 (3)

ĸ

^{*} A correction factor can be inserted to allow for the fact that the base-emitter diode of the power transistor is conducting a very high current and therefore its forward drop is about 0.1 volts higher than a shunt diode.

Substituting in (2) and using
$$I_{in} = Ib + I_{shunt}$$
, $V_{in} - V_{out} - Ib (R_{in} + R_s) = Ib$

$$\begin{bmatrix} Rb + Re \end{bmatrix} \begin{bmatrix} 1 + \frac{R_{in} + R_s}{R_g} \end{bmatrix} - \begin{bmatrix} V_F \end{bmatrix} \begin{bmatrix} \frac{R_{in} + R_s}{R_g} \end{bmatrix} + 2V_F$$

Giving:

$$I_{out} = \int Ib$$

$$= \int (V_{in} - V_{out} - 2V_{F}) + \left[V_{F}\right] \frac{R_{in} + R_{s}}{R_{g}}$$

$$R_{in} + R_{s} + \left[Rb + \beta(Rse + Re)\right] + \left[R_{in} + R_{s} + R_{s}\right]$$

$$(4)$$

In an appropriately designed unit $\frac{R_{in} + R_{s}}{R_{g}} > 10$

and, equation (4) simplifies to

$$I_{out} = 8 V_{F}$$

$$Rb + (Rse + Re)$$
(5)

B. Output Current Variation With Temperature

The following table of normalized values of $oldsymbol{eta}$, V_F and Rb may be considered typical for integrated circuits.

Normalized Values

Parameter	Temp.	-55 ⁰ C	25 ⁰ C	+125°C
V _F Rb Rse + Re		0.33 1.33 0.85 1.00	1.0 1.0 1.0 1.0	2.20 0.67 1.30 1.00

The darlington beta varies roughly as the "square" of an individual transistor beta. Figure 9 is a normalized plot of I_{out} as calculated by Equation (5). Three curves are obtained for the assumptions:

Rb
$$\gg$$
 (Rse + Re) all temp.
(Rse + Re) \gg Rb all temp.
(Rse + Re) = Rb 25° C

Figure 9 suggests the possibility of designing for several different types of variation of output current with temperature. It is interesting to contrast the curves of Figure 9 with those of Figure 3.

The design values for the WS-116 are as follows:

Temp.	<u>-55</u>	_25_	+125°C
Rb, ohms	640	750	1,000
B.	2,000	6,000	13,200
Rse, ohms	0.25	0.25	0.25
$V_{\mathbf{F}}$, volts	0.80	0.60	0.40
I _{out} , amps	1.40	1.60	1.25

The estimate calculated from the above parameter values by using Equation (5), gives a good "ballpark" figure. The accuracy of the estimate is somewhat misleading. For greater accuracy a more detailed calculation procedure is generally used.

In the WS-116 no additional Re was used, although this feature is desirable, because of the difficulty of obtaining the 0.1 to 0.5 ohm resistor values which would be required. In addition the shunt diode resistance was high enough without the use of a separate R_g . Re and R_g were included in the analysis for the sake of obtaining generality.

C. Output Current versus Input Voltage

A very important control feature is the relative independence of output current on input voltage. Equation (3) indicates the mechanism for this. Once the product Ib (Rb + Rse + Re) exceeds V_F then the ration of shunt to base current approaches $\frac{I_{shunt}}{Ib} = \frac{Rb}{Rb} + \frac{Re}{Rse} + \frac{Re}{Re} / \frac{Rg}{Rg}$

In the WS-116, R_g is only the dynamic impedance of the diode kT/qI, and this resistance becomes quite small with only a moderate shunt current flowing. The shunt current does flow through the series resistance $(R_{in} + R_s)$, producing a voltage drop which dissipates any "excess" input signal.

TABLE I

Target Specifications

Supply Voltage 4.0 Volts 4 volts and 5 ma Imput Signal Output for above signal 1 ampere min Delay plus rise of Output for a step imput $0.25\,\mu\text{sec max}$. Storage and fall time without back bias 0.25 µ sec max. Worst case design to meet specifications ever temperature -55 to + 125°C range

-14-

TABLE II

Summary of As-116 Performance

				01				-]	4-										
2	ΩI	8	-1	10,000		1.67	.32	.22	1.37	.30	50	1.22	č	7	8		1.86	07	.25
112	۷l	2	1 1	10,000		1.67	7.8	.24	1.37	.30	.20	1.22	i	77	77.		1.86	7	77.
7	띠	외	٦,	0009		1.67	.32	570	1.49	-28	.22	1.37	,	- 58	12.		1.86	07	• 26
111	셍	9	ᆌ	0009		1.67	.32	.26	1.49	30	.22	1.22	ì	.26	.24		1.86	74:	.26
110	മി	귀	ᆌ	0007		1.47	250	•27	77.7	-22	-13	1.18		72.	.20		1.67	-34	225
T	αi	ន	ᆌ	3000		1.47	.26	77.	1,10	.22	.13	1.19	•	·24	.20		79-1	£:	777
8	മി	긔	04	0007		1.18	477	77	33	. LS	90.	76.	;	8	.16		7777	.28	97
109	ধ	77	П	3300		1.18	57.	77	.72	.13	00	86.		8	.16		1.37	.28	•16
108	മി	17	리	5000		1.37	523	.16	1.13	• 26	17.	98:		:3	.16		1.57	.34	-19
Ä	⊲ا	ಬ	႕	2000		1.27	7,7	116	1.08	.25	77	8		2	-16		1.37	30	-13
107	m)	∞	7	5500		1.57		919	7.57	3 -27	475° 3	1.25		.26	.27		1.36	04.	.32
	· 41	ωl	4	5500		3 1.67	36.	35.	1.27	37.	42:- 4	1.25		138	12: 1		1.36	77	.32
104	ជា រ	80	٦	3300 3300		1.18 1.13	3 .25	723	7.1	22. 32.	77. 7	.90		.24	71. 21.		1.37	32	53
	⊲ા	ωl	ᆁ				.29	.17	1.06 1.10 1.10	7.	77.			'	·		1.37	.33	.13
102	വ	7	2 2	3300 3300		1.25	.30	.16			77	76.		·24	41.		1.37	.33	77
	심	검	ત્યા	3300		1.25	.30	16	.98	.26	77	76.		:25	77		1.37	.33	17.
1			(3	2.5 V		dwe	300	Sec											
=10-	Side (1)	LVCEO min, V	ICEO 6 5V, Ha	hfe @ 0.14 2.5 V	Vin = 3.0V	I out, amp	25°C tr, 48ec	tf, 4 sec	I out	tr	ţţ.	I out		tr	t L	Vin = 3.5V	I out	25°C tr	tr
Unit #	တျ	LVCEO	ICEO	hfe @	Vin =		25°C			-55°C tr				125°C tr		Vin =		25°C	

1.57	36	22.	1.29	.26	77.
1.57	07.	.22		.28	_
1.76	27.	.20		.32	
1.76	27.	.20	1.33	.27	77.
1.41	.26	.17	1.29	.27	8
1.25	.26	.17	1.29	.24	20
1.00	.18	100	.98	.22	.16
76.	.18	07.	1.10	.22	.16
1.37	.27	.15	1.05	.22	.16
1.33	.26	.15	.98	.22	.16
1.57	.34	.27	1.37	.30	.28
1.47	.32	.29	1.37	.30	.28
1.25	.28	7.	.98	.25	.17
1.25	.30	7	46.	-24	.16
1.10	.28	77	1.02	·24	.16
1.04	.27	77	.98	.25	16
I out	-55°C tr	,	I out	125°C tr	tf
	2			a	

(1) Dual Circuit-See Marking Diagram Fig .

0% to 90% or 100% to 10% for tr and tf respectively. Rise time is measured from the point of step imput. Fall time is measured from the point of input pulse step fall. (5)


TABLE II, SUPPLEMENT

Summary of Performance Additional Units

9	а	8.5 <1 18,000	1.70 1.40 0.88 1.96 1.60	-10-		
206	V	8.5 <1 16,000	1.80 0.96 2.10 1.60			
205 X	æ	9.0	1.72 1.50 1.96 1.80	212 B	7.5 120 18000	1.56
×	A	8.5 900 10,000	1.80	A 2.	8.5 4.1 14000	1.76 1.72 1.00 2.10 1.70
. .+	В	10.0	1.04 1.20 1.20 1.28 1.28	B	8.0 320 10000	1.34 1.44 0.96 1.54 1.50
707	A	15.0 70 4000	1.04 1.24 0.84 1.26 1.36	211 A	8.0 25 8000	1.48 1.52 1.04 1.70 1.70
_	В	16.0	1.28 0.84 1.40 1.50	Д	18.0 < 1 2500	0.94 1.08 5.84 1.04 1.20 0.92
203	A	10.0	1.28 1.34 0.96 1.40 1.60	210 A	18.0 4.1 3000	0.96 1.16 0.80 1.08 1.28
~	æ	7.0 2.1 8000	1.60 1.50 1.80 1.16	9 H	8.0 71 8000	1.4 6 1.40 1.60 1.70 1.70
202	A	7.0 2.1 8000	1.52	209 A	8.0 15	1.44 1.12 1.60 1.70 1.16
х	В	8.0 21 20,000	1.70 1.04 1.80 1.80	д ж	22.0 4 1 3000	0.92 1.16 0.80 1.04 1.20 0.88
201	A	7.5 1600 20,000	1.48	208 A	18.0 500 3000	0.90 1.10 1.20 0.90
200	æ	8.5 10 20,000	2.55 2.1.55 2.3.00 2.3.00 3.00 3.00 3.00 3.00 3.00	207 B	7.5 <1 15000	1.56 2.30 2.20 2.20
(4	A	8.0	1.60	∢	8.0 10 2.5V 15000	1.72 1.60 1.12 2.20 1.80
	Side		1000 Temp. °C 3.0V{I out, Amp 25 Vin 125 3.5V{I out, Amp 25 Vin 25	,	LVCEO ICEO @5V B @ 100 ma 2.5V	Temp. °C 3.0V I out, Amp 25 Vin 25 3.5V 55 3.5V 25 125 Vin 25

X These units were not delivered to NASA.


Fig. 1
WS-116, System Function



	Logic block (1)	Preamplifier	Power Transistor
Nominal			
output	1 ma @ 4V	1A @ 1V	lOA

(1) Emitter-follower (high fan out) portion of logic system is shown


Fig. 2
WS-116 Circuit Diagram (1)




(1) The WS-116 is a dual circuit so the above diagram is one half of the total functional block. See Fig. 7

FIGURE 3

Output Current vs Temperature and Input Voltage







Temperature, ${}^{\rm o}{\rm C}$

FIGURE 4

Output Current vs Darlington Beta
Input Voltage and Temperature






Darlington Beta (100ma, 25°C)


Fig. 5


Test Circuit



(1) Simulates the minimum series resistance of a logic device output.

Fig. 6
Conventional means of current control









FIGURE 8

Generalized Circuit Diagram



 v_{in}

